发明名称 |
ARCHITECTURE FOR AN I/O PROCESSOR THAT INTEGRATES A PCI TO PCI BRIDGE |
摘要 |
A multi-functional device (31) that integrates a high performance processor to a PCI to PCI bus bridge (32). The invention consolidates a high performance processor, a PCI to PCI bus bridge (32), PCI bus-processor address translation units (43a, 43b), direct memory access (DMA) controllers (51a, 51b), memory controller (47), secondary PCI bus arbitration unit (53), inter-integrated (12C) circuit bus interface unit (61), advanced programmable interrupt (APIC) bus interface unit (63), and a messaging unit (45) into a single system which utilizes a local memory (33). The PCI bus is an industry standard high performance, low latency system bus. The PCI to PCI bridge (32) provides a connection path between two independent 32-bit PCI buses and provides the ability to overcome PCI electrical loading limits. The addition of the local processor (34) brings intelligence to the PCI bus bridge (32).
|
申请公布号 |
WO9700480(A1) |
申请公布日期 |
1997.01.03 |
申请号 |
WO1996US10451 |
申请日期 |
1996.06.17 |
申请人 |
INTEL CORPORATION;GARBUS, ELLIOT;SANKHAGOWIT, PETER;GOLDSCHMIDT, MARC;ESKANDARI, NICK |
发明人 |
GARBUS, ELLIOT;SANKHAGOWIT, PETER;GOLDSCHMIDT, MARC;ESKANDARI, NICK |
分类号 |
G06F13/36;G06F3/02;G06F13/00;G06F13/14;G06F13/40;G06F15/00;(IPC1-7):G06F13/00 |
主分类号 |
G06F13/36 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|