发明名称 Circuit and method for retaining DRAM content
摘要 For a DRAM provided with a self-refreshing function, self-refresh starting operations and execution of the self-refresh mode are performed when the power supply voltage is cut off thereby achieving battery backup of the DRAM. This is achieved by detecting when the power supply voltage is at the lowest voltage at which normal data transfer can be performed. The operations carried out by the DRAM control circuit relate to stopping transfer of the following data after completing any transfer that was in the course of execution, executing refreshing, and establishing the self-refresh mode. All except for the last function are preceding processes for self-refreshing. Then, when the voltage of the power supply is determined to be in the proximity of the lowest voltage at which the DRAM drive circuit can perform normally, the drive circuit is disabled and the RAS and CAS signals of the drive circuit go low by means of pull-down resistors so that the self-refresh mode is established.
申请公布号 US5590082(A) 申请公布日期 1996.12.31
申请号 US19950467277 申请日期 1995.06.06
申请人 HITACHI, LTD. 发明人 ABE, SEIICHI
分类号 G06F1/30;G06F12/16;G11C11/401;G11C11/403;G11C11/406;(IPC1-7):G11C7/00 主分类号 G06F1/30
代理机构 代理人
主权项
地址