发明名称 Atomic operation control scheme
摘要 A split transaction bus system that accommodates atomic operations without locking the bus and without the possibility of deadlock during the atomic operations. The bus system may be used in a computer system that includes a bus, component modules that send transactions to each other on the bus, and a bus controller that limits the types of transactions that can be sent on the bus at any given time. When one module is performing an atomic operation, the bus controller limits transactions to those that do not change the memory image that existed when the atomic operation was commenced. The bus controller, however, permits responses or returns of data, assuming the response or return does not alter the current value of data.
申请公布号 US5586274(A) 申请公布日期 1996.12.17
申请号 US19940217687 申请日期 1994.03.24
申请人 HEWLETT-PACKARD COMPANY 发明人 BRYG, WILLIAM R.;FRINK, CRAIG R.;MCMAHAN, LARRY N.;NUSBAUM, HELEN
分类号 G06F12/08;G06F13/18;G06F13/36;(IPC1-7):G06F13/00 主分类号 G06F12/08
代理机构 代理人
主权项
地址