| 摘要 |
A multiplier circuit which performs selectable multiplication operations on a first word having an upper byte and a lower byte and a second word having an upper byte and a lower byte. A first multiplier circuit generates a first product representative of the product of the upper bytes of the first and second words and the product of the lower bytes of the first and second words. A second multiplier circuit generates a second product representative of the product of the upper byte of the first word and the lower byte of the second word plus the product of the lower byte of the first word and the upper byte of the second word. The second multiplier circuit can be selectively disabled. When the second multiplier circuit is enabled, the multiplier circuit multiplies the first and second words. When the second multiplier circuit is disabled, the multiplier circuit multiplies the upper bytes of the first and second words and the lower bytes of the first and second words.
|
