发明名称 |
Cache control which inhibits snoop cycles if processor accessing memory is the only processor allowed to cache the memory location |
摘要 |
A multi-processor cache control system wherein cache control information is encoded into the address bits of a memory access request. The encoded cache control information is used to optimize cache control functions. Each memory access request is comprised of at least two elements. First, an address field is provided to define the location of the desired data item. Secondly, cache control information is provided in a cache control field within each memory access request. The cache control field comprises a plurality of bits that define a relationship between the address field and a plurality of local caches associated with processors in a multi-processor system. This relationship determines which of a plurality of local caches may cache the data item referenced by the address within the address field.
|
申请公布号 |
US5584017(A) |
申请公布日期 |
1996.12.10 |
申请号 |
US19950425351 |
申请日期 |
1995.04.18 |
申请人 |
INTEL CORPORATION |
发明人 |
PIERCE, PAUL R.;ZILKA, ANTHONY M. |
分类号 |
G06F12/08;(IPC1-7):G06F12/00;G06F13/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|