发明名称 |
Schaltungsanordnung einer getakteten Halbleiterendstufe |
摘要 |
The invention relates to a circuit arrangement of a clocked semiconductor final stage with a first control circuit which switches a first circuit component on the basis of a high signal of a pulse width factor at an input terminal and a second control circuit which switches a second circuit component on the basis of a low signal of the pulse width factor. The control circuits (12, 14) are to be logically linked together.
|
申请公布号 |
DE19518860(A1) |
申请公布日期 |
1996.11.28 |
申请号 |
DE19951018860 |
申请日期 |
1995.05.23 |
申请人 |
ROBERT BOSCH GMBH, 70469 STUTTGART, DE |
发明人 |
KESSLER, MARTIN, DIPL.-ING., 77815 BUEHL, DE |
分类号 |
H03K17/687;H03K19/00;(IPC1-7):H03K17/26 |
主分类号 |
H03K17/687 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|