发明名称 |
Fault tolerant memory system |
摘要 |
A fault tolerant clock system is provided by utilizing redundant clocks which are maintained in synchronization, with voting circuit serving to select one of a plurality of matching clock signals for use. A resistor is coupled in series between the crystal and the oscillation circuit in order to establish a desired duty cycle of the clock signal. A series connected diode capacitor network is connected between a node of the oscillator circuit and a power supply in order to ensure initiation of oscillation. |
申请公布号 |
AU673687(B2) |
申请公布日期 |
1996.11.21 |
申请号 |
AU19930048586 |
申请日期 |
1993.09.10 |
申请人 |
ZITEL CORPORATION |
发明人 |
ROBERT L. PAPENBERG;RUNCHAN D. YANG;DAVID H. WOTRING;MOHAMMAD F. RYDHAN;PAUL VOLOSHIN;MOHAMED M. TALAAT |
分类号 |
G06F12/16;G06F11/10;G06F11/14;G06F11/16;G06F11/18;G06F11/20;G06F11/267;G06F12/00;G11C29/00;H03M13/15;(IPC1-7):G06F11/08;G06F11/00;H03M13/00 |
主分类号 |
G06F12/16 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|