发明名称 PID loop filter for timing recovery in a sampled amplitude read channel
摘要 A PID filter employed in a timing recovery phase-locked loop (PLL) for synchronizing the sampling of a read signal from a magnetic read head in a sampled amplitude read channel for magnetic recording. In addition to a proportional and integral term, the PID filter comprises a derivative term to decrease the settling time of the PLL by increasing the phase margin and damping. Consequently, the PLL locks onto the acquisition preamble in a shorter period thereby reducing the necessary preamble length and maximizing storage area for user data. The derivative term of the loop filter is disabled during tracking mode in order to attenuate noise in the phase error and to reduce gain variance associated with tracking arbitrary user data. The structure of the PID loop filter is transformed into an alternative structure in order to minimize the computation path latency between delay registers to avoid limiting the speed of the read channel. To defeat possible harmonic lock conditions caused by non-linearities in the phase-locked loop, a frequency error is added to the accumulation path (integrating path) of the PID filter. A further transformation provides better range and resolution for the PID filter coefficients.
申请公布号 US5572558(A) 申请公布日期 1996.11.05
申请号 US19940341257 申请日期 1994.11.17
申请人 CIRRUS LOGIC, INC. 发明人 BEHERNS, RICHARD T.
分类号 G11B20/10;G11B20/14;H03L7/093;H03L7/107;(IPC1-7):H03D3/24 主分类号 G11B20/10
代理机构 代理人
主权项
地址