Electrically conductive, hermetic vias and their use in high temperature chip packages

摘要

Hermetically sealed chip packages are described which are capable of withstanding elevated temperatures and accompanying temperature fluctuations. The chip packages feature electrically conductive, hermetic vias which provide electrical pathways through generally dielectric ceramic substrates employed in the chip package. Methods of forming such hermetic vias are also disclosed.