摘要 |
A logic circuit to reduce the transit time of a signal and to make the circuit more easily subject to integration as a single element. The logic circuit includes two logic partial circuits, each having two current switches. The partial circuits are coupled to the bases of two emitter follower transistors with the emitters of the two transistors coupled to a joint gate resistance and to an outlet clamp. The first partial circuit forms an AND linkage and the coupling of the two partial circuits of an additional transistor which is connected in parallel with one of the current switches of the second partial circuit forms an OR gate.
|