| 摘要 |
a plurality of logic modules 20 having respectively programmable arrays 31-34, 41-44 disposed two by two respectively into the horizontal direction and vertical direction; an array module 10 for arranging the plurality of logic modules to a matrix; a plurality of shift registers 19 for respectively generating horizontal/vertical selection signals (HS,VS) and vertical/horizontal enable signals (VE,HE); a plurality of voltage/current supply 40 for respectively providing a voltage/current signal enable to program to one of the horizontal programmable arrays and one of the vertical programmable arrays into the plurality of logic modules by responding the horizontal and vertical selection signals (HS,VS); a plurality of row/column enablers 40 for respectively providing a program enable signal; a first decoder 18a for decoding data pattern provided from an input/output pad and generating a first control signal to select one or more array line elements; a second decoder 18b for decoding the data pattern provided from the input/output pad and generating the second control signal; and a program signal inserting means.
|
