发明名称 |
Information device for providing fast data transfer with minimum overhead |
摘要 |
An information device which ensures fast data transfer between a RAM and an I/O channel, between an I/O channel and another I/O channel, or between a RAM and another RAM: comprises address decoder circuit which allows the CPU to gain simultaneous access to both the RAM and the I/O channel when the CPU accesses a data transfer area mapped for data transfer, and an inverter which assures that both the RAM and the I/O channel operate in a mutually opposite manner, either in one mode in which the RAM works in a read operation with the I/O channel in a write operation or vice versa in response to the access request of read/write from the CPU. By assuring that both the RAM and the I/O channel operate in a mutually opposite manner, in response to an access from the CPU, data transfer between the RAM and the I/O channel is completed in a single access from the CPU; thus, fast data transfer is achieved.
|
申请公布号 |
US5566350(A) |
申请公布日期 |
1996.10.15 |
申请号 |
US19950400284 |
申请日期 |
1995.03.03 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
TAKAGI, YUJI;SATOH, ISAO;FUKUSHIMA, YOSHIHISA;AZUMATANI, YASUSHI;HAMASAKA, HIROSHI |
分类号 |
G06F13/38;G06F13/42;(IPC1-7):G06F13/38 |
主分类号 |
G06F13/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|