摘要 |
A balanced delta-modulation analog-to-digital conversion circuit is disclosed. A first principal integrator produces a first output signal which rises when a first control signal is generated and falls when a second control signal is generated. A second principal integrator produces a second output signal which fails when the first control signal is generated and rises when the second control signal is generated. The first and second control signals are then generated based upon the differences between the first and second output signals. |