发明名称 Latching sense amplifier for a programmable logic device
摘要 A sense amplifier is provided that automatically determines its enabled/disabled state. The sense amplifier includes a latch to store the enable/disable signals. A global power-on-reset signal during initialization sets the state of this latch to a default configuration which disables, i.e. powers down, the sense amplifier. During configuration, an active latch enable signal forces the sense amplifier into an enable ready state. Then, a high signal is provided to each wordline associated with the bitline of the sense amplifier. This causes any erased memory cell driven by the wordlines to pull the associated bitline into a bitline low state and causes the sense amplifier output signal to switch states. This switch causes the latch to be overwritten with the opposite state, thereby enabling the sense amplifier. When the latch enable signal goes inactive after configuration of the device, the latch is set such that the sense amplifier remains enabled, i.e. powered up. If there are no erased cells on the bitline, i.e. all of the cells are programmed, then the sense amplifier output signal remains the same, and the latch is not overwritten. Thus, when the latch enable signal returns to a high state, the sense amplifier remains disabled. Therefore, any sense amplifier that is not needed in the design, indicated by the lack of erased memory cells, remains disabled. In this manner, the present invention advantageously powers down all unused sense amplifiers automatically, thereby significantly reducing power consumption and minimizing overhead while maximizing the programmability of the device.
申请公布号 US5561629(A) 申请公布日期 1996.10.01
申请号 US19950402454 申请日期 1995.03.10
申请人 XILINX, INC. 发明人 CURD, DEREK R.
分类号 G11C16/26;(IPC1-7):G11C7/00 主分类号 G11C16/26
代理机构 代理人
主权项
地址