发明名称 ARITHMETIC UNIT AND PROGRAMMABLE CONTROLLER USING THE ARITHMETIC UNIT
摘要 <p>PURPOSE: To increase the arithmetic processing speed for a slave processor by omitting a process where an unexected instruction is read again out of a memory and then interpreted. CONSTITUTION: When a master processor 2 reads an instruction out of an instruction memory 1, an instruction interpretation part 21 interprets the read instruction. If this instruction is not executed, the number of this instruction is stored in an interface register 22. Then the processor 2 applies an interruption to a slave processor 3 and interrupts its processing. The processor 3 takes the number out of the register 22 for the instruction that could not be executed by the processor 2 and instructs an executing module specifying part 32 to specify the head address of an executing module which is stored in an execution instruction table 31 in response to the instruction number that is taken out of the register 22. Then the processor 3 carries out the specified executing module.</p>
申请公布号 JPH08249019(A) 申请公布日期 1996.09.27
申请号 JP19950050892 申请日期 1995.03.10
申请人 OMRON CORP 发明人 NAKAGAWA SHINJI
分类号 G06F9/38;G05B15/02;G05B19/05;G06F15/16;(IPC1-7):G05B19/05 主分类号 G06F9/38
代理机构 代理人
主权项
地址