发明名称 PRODUCT
摘要 <p>PROBLEM TO BE SOLVED: To minimize layout of a multi-gate structure, by arranging a charge carrier source and a destination, so that the conductivity of a 1st line between a 1st and a 2nd coupling points is controlled by a gate signal transmitted to a channel region by a 2nd line. SOLUTION: A line 70 is extended between a 1st and a 2nd coupling points and is coupled electrically with another element at the 1st and the 2nd coupling points. The line 70 is in the layer of a circuit containing a semiconductor material. A line 72 is the layer of another circuit and coupled so as to receive the gate signal. The line 72 crosses the line 70 in channels 80 and 82 and those lines contain 90 deg., so the lines form an L shape between the channels. On the line 70, the charge carrier source and destination are arranged, and then the gate signal transmitted by the line 71 to the respective channels controls the conductivity of the line 70 between the 1st and 2nd coupling points.</p>
申请公布号 JPH08236780(A) 申请公布日期 1996.09.13
申请号 JP19950342998 申请日期 1995.12.28
申请人 XEROX CORP 发明人 II UEI UU
分类号 H01L23/522;G02F1/1368;H01L21/768;H01L21/822;H01L23/482;H01L23/532;H01L23/538;H01L27/04;H01L29/786;(IPC1-7):H01L29/786 主分类号 H01L23/522
代理机构 代理人
主权项
地址
您可能感兴趣的专利