发明名称 PICTURE ENCODER AND DECODER
摘要 PURPOSE: To provide a picture encoder for reducing the circuit scale of a data arrangement processing at the time of encoding pictures and the decoder. CONSTITUTION: Digital picture signals are inputted from a picture input part 101 and blocked for respective prescribed segments, then resective transformation blocks inside segment blocks are orthogonally transformed in an orthogonal transformation part 103 and data inside the transformation blocks are quantized and variable-length-encoded in a variable length encoding part 104. A quantization width is controlled so as to make the data amount of a segment unit after variable length encoding be less than a prescribed data amount. The variable length encoded data are arranged in a segment RAM 105 and a high band data RAM 106 and the data of the high band data RAM 106 are rearranged in the segment RAM 105 in a formatting part 107. The formatted data inside the segment RAM 105 are outputted through a code word output part 108.
申请公布号 JPH08237656(A) 申请公布日期 1996.09.13
申请号 JP19950036835 申请日期 1995.02.24
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 SHIGESATO TATSURO
分类号 H04N5/92;G06T9/00;H03M7/30;H03M7/40;H04N19/42;H04N19/423;H04N19/60;H04N19/625;H04N19/91;(IPC1-7):H04N7/30 主分类号 H04N5/92
代理机构 代理人
主权项
地址