发明名称 Circuit and method for scheduling instructions by predicting future availability of resources required for execution
摘要 An out-of-order execution processor comprising an execution unit, a storage unit and a scheduler is disclosed. The storage unit stores instructions awaiting availability of resources required for execution. The scheduler periodically determines whether resources required for executing each instruction are available, and if so, dispatches that instruction to the execution unit. The execution unit indicates future availability of hardware resources such as functional units and write back ports a number of clock cycles before actual availability of the hardware resources. The scheduler determines availability of resources required for execution of an instruction based on the indication of future availability of the hardware resources, and dispatched the instruction for execution. The out-of-order execution processor also includes means to determine future completion of execution of source instructions a number of clock cycles before actual completion of execution. The scheduler dispatches for execution a data-dependent instruction that requires an execution result of one of such source instructions for an operand. Once the execution result of the source instruction is available, a bypass multiplexor bypasses the execution result into the dispatched data-dependent instruction. The bypass multiplexor sends the data dependent instruction with fully assembled operands to the execution unit for execution.
申请公布号 US5555432(A) 申请公布日期 1996.09.10
申请号 US19940293388 申请日期 1994.08.19
申请人 INTEL CORPORATION 发明人 HINTON, GLENN J.;MARTELL, ROBERT W.;FETTERMAN, MICHAEL A.;PAPWORTH, DAVID B.;SCHWARTZ, JAMES L.
分类号 G06F9/30;G06F9/38;(IPC1-7):G06F9/38 主分类号 G06F9/30
代理机构 代理人
主权项
地址