发明名称
摘要 A semiconductor memory device and fabricating method thereof including one transistor consisting of a source, a drain and a gate electrode, a bit line in contact with the drain region of the transistor via a first contact hole, a storage electrode in contact with the source region of the transistor via a second contact hole, a first planarized insulating layer formed under the bit line and a second planarized insulating layer formed under the storage electrode, whereby the material layer formed under the conductive layers, e.g., the bit line and storage electrode, is planarized to prevent stringers created due to surface indentations. Further, after a spacer is formed directly on the side walls of contact hole or on the side walls of a pattern for forming the contact hole, the contact hole is formed to prevent the contact between conductive layers, as a result, improving the memory device's reliability and being advantageous in realizing high density.
申请公布号 JP2531473(B2) 申请公布日期 1996.09.04
申请号 JP19920212924 申请日期 1992.08.10
申请人 SANSEI ELECTRONICS CORP 发明人 CHO KENSHIN;CHO TAKURYU
分类号 H01L27/04;H01L21/768;H01L21/822;H01L21/8242;H01L23/522;H01L27/10;H01L27/108 主分类号 H01L27/04
代理机构 代理人
主权项
地址