发明名称 |
High performance energy efficient push pull D flip flop circuits |
摘要 |
An energy efficient D flip-flop circuit has a master latch, a slave latch and a push-pull circuit. This push-pull circuit includes an inverter having an input connected to the output of the master latch and a transmission gate clocked in a second phase having an input connected to the output of the inverter and an output connected to the output of the slave latch. This push-pull circuit speeds the C-to-Q delay time of the circuit because there is only one gate delay to output using this circuit. The master and slave latches may employ P-type MOSFETs in the feedback path. The master latch may employ a double pass transistor logic input. The push-pull circuit may employ a tri-state invertor in place of the inverter and transmission gate.
|
申请公布号 |
US5552738(A) |
申请公布日期 |
1996.09.03 |
申请号 |
US19950426299 |
申请日期 |
1995.04.21 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
KO, UMING |
分类号 |
H03K3/037;H03K3/356;(IPC1-7):H03K3/356 |
主分类号 |
H03K3/037 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|