CACHE MEMORY ACCESS TIME CONTROL CIRCUIT

摘要

a latch clock generator generating a latch clock signal in a central processing unit(CPU); a delay means which delays the latch clock signal, being connected between the latch clock output terminal and the latch clock input terminal of the CPU; and a flip flop means latching the data read from a cache memory with the delayed signal as a clock signal.