发明名称 Method of forming a pattern of silylated planarizing photoresist
摘要 The invention provides an improved planarizing methodology for forming high-definition photolithographic masks of the type used in semiconductor integrated circuit manufacturing. A layer of planarizing photoresist is first applied to the surface topography of a semiconductor wafer substrate and shallow-penetrating radiation is then used to irradiate the surface of the photoresist. The radiation creates a blanket irradiated layer, adjacent the surface of the resist, consisting of an acid and resist in solution. The acid/resist solution readily absorbs and incorporates silicon. Next, the wafer is exposed to a silicon-containing compound, or softbaked in a silicon-containing environment, creating a silicon-enriched region adjacent the surface of the photoresist. An imaging resist is then applied to the resist, and a photolithographic mask is formed in the imaging resist. An etching step transfers the mask to the silicon-enriched region of the photoresist. The remaining areas of the silicon-enriched layer are exposed to an oxygen plasma which converts the silicon-enriched areas to silicon dioxide. The method of the invention produced high-definition mask lines and avoids the defect densities associated with conventional tri-layer processing using SOG.
申请公布号 US5545512(A) 申请公布日期 1996.08.13
申请号 US19950437559 申请日期 1995.05.09
申请人 SHARP MICROELECTRONICS TECHNOLOGY, INC.;SHARP KABUSHIKI KAISHA 发明人 NAKATO, TATSUO
分类号 H01L21/302;G03F7/075;G03F7/09;G03F7/16;H01L21/027;H01L21/3065;H01L21/312;(IPC1-7):G03F7/26;G03C5/16 主分类号 H01L21/302
代理机构 代理人
主权项
地址