发明名称 BIASED MAGNETIZATION PREVENTING CIRCUIT OF OUTPUT TRANSFORMER OF PARALLEL INVERTER
摘要 PURPOSE: To prevent the biased magnetization of the output transformer of a parallel inverter constituted by connecting the secondary side of the output transformer in series. CONSTITUTION: Inverter units 2-1 and 2-2 are provided with output current detectors 2-1D and 2-2D which detect output currents respectively, and control circuits 4-1 and 4-2 of the inverter units 2-1 and 2-2 are provided with integrators 41-1 and 41-2 which output DC component corresponding signals corresponding to DC components of the output currents, comparators 42-1 and 42-2 which output inverter control signals for eliminating the DC component corresponding signals, and PWM pulse generating circuits 43-1 and 43-2 which obtain pulse- width modulated signals from the inverter control signals. Therefore, since the respective inverter units are controlled with the pulse-width modulated signals that can cancel the DC components of the output currents, biased magnetization due to a difference in characteristics of a switching element can be prevented.
申请公布号 JPH08202461(A) 申请公布日期 1996.08.09
申请号 JP19950012374 申请日期 1995.01.30
申请人 YUASA CORP 发明人 ISHIMOTO YOSHINORI
分类号 H02J3/38;G05F1/00;G05F1/44;H02M7/493;H02M7/537 主分类号 H02J3/38
代理机构 代理人
主权项
地址