发明名称 |
Critical path prediction for design of circuits |
摘要 |
An automatic method of critical path prediction in a computer system used with a network model representative of a circuit. Gate delays are determined for each cell used for each of the drivers in the combinational block. Load delays are also determined for each cell used for each of the drivers in the combinational block. Estimated delays may then be determined for each path between each of the drivers in the combinational block and sinks coupled to each of the drivers in the combinational blocks. Static timing analysis on the combinational block is performed by using the gate delays, the load delays, and the estimated delays to determine estimated required times and total capacity for each primary output of the sinks of the combinational block, and to determine estimated arrival times for each primary input of the drivers of the combinational block. |
申请公布号 |
US5544071(A) |
申请公布日期 |
1996.08.06 |
申请号 |
US19930174729 |
申请日期 |
1993.12.29 |
申请人 |
INTEL CORPORATION |
发明人 |
KEREN, DORON;IZSAK, IGAL;KOBRINSKY, IAACOV |
分类号 |
G01R31/3183;G06F17/50;(IPC1-7):H01L25/00 |
主分类号 |
G01R31/3183 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|