| 摘要 |
An output buffer circuit which supplies logic signals at an emittercoupled-logic (ECL) level is realized by a CMOS process. The logic signals are supplied to the gate electrodes of a first P-channel CMOS transistor and a first Nchannel CMOS transistor connected in series, and their common drain output is supplied to a second P-channel CMOS amplifying transistor having an open drain configuration. Between the output terminal of the P-channel CMOS transistor and an external power supply terminal is a first resistor. A voltage regulating means, connected between the output terminal and the external power supply terminal, regulates the output voltage at the output terminal. In the voltage regulating means, a voltage setting circuit produces a desired voltage using the voltage on the external power supply terminal. A control voltage generating circuit uses the desired voltage to generate a control voltage which acts through a regulating driver circuit to regulate the voltage at the output terminal.
|
