| 摘要 |
Disclosed is a viterbi decoder including flip-flops or latches inserted between respective calculation units for performing path-metric value read processing, arithmetic processing, addition processing, comparison/selection processing, updated path-metric value storage processing, and minimum path-metric value update processing. The leading and trailing edges of a clock signal or two-phase signals are alternately used to perform parallel pipeline processing for the calculation units.
|
