Method of performing a column decode in a memory device and apparatus thereof

摘要

A delay circuit (10) for a memory device introduces asymmetrical delay to prevent a false write operation from being performed by the memory device, The asymmetrical delay can be disabled during read operations in response to a control signal (CS) in order to allow for fast column access.