SIMPLIFIED DUAL DAMASCENE PROCESS FOR MULTILEVEL METALLIZATION AND INTERCONNECTION STRUCTURE

摘要

A semiconductor device containing an interconnection structure having a reduced interwiring spacing is produced by a modified dual damascene process. An embodiment comprises the simultaneous formation of a via and trench in a single etching step.