Buffer memory management with register list to provide an ordered list of buffer memory addresses into which the latest series of data blocks is written

摘要

A buffer memory having addressable locations into which data blocks received from one of two or more devices are written and from which those data blocks are read to one of the other devices, is managed by a buffer memory controller. Selected, not necessarily sequential, buffer addresses are assigned by the controller to store data blocks included in a series supplied from the first device, and these assigned buffer addresses are loaded into register locations of a list register. Buffer addresses are read from an ordered list of the loaded register locations and respective data blocks are written into such addresses. Register locations from the ordered list are accessed to retrieve buffer addresses therefrom, and the data blocks stored in the retrieved buffer addresses are read from the buffer memory to the second device.