发明名称 Cache memory control circuit and method for controlling reading and writing requests
摘要 In cases where a remarked unit of tag addresses set in effective or access state is not registered in a tag section when a reading request is input, an external access is performed, and the remarked unit of tag addresses and other units of tag addresses respectively set in the access state are prepared in a tag entry preparing unit. In cases where a writing request is input to write a piece of updated word data in a remarked unit of data addresses corresponding to the remarked unit of tag addresses before the external access is finished, the state of the remarked tag entry prepared is changed to the effective state, and the updated word data is written in the remarked unit of data addresses of a data storing unit. Because the remarked unit of tag addresses is set in the effective state, the updated word data written in the remarked unit of data addresses is not replaced with a piece of external word data obtained according to the external access when the external access is finished. In cases where any writing request is not input until the external access is finished, the external word data is written in the remarked unit of data addresses, and the state of the remarked unit of tag addresses is changed to the effective state to replace the external word data with a piece of updated word data relating to a following writing request. Therefore, the writing and reading requests can be performed without delaying the writing request.
申请公布号 US5535358(A) 申请公布日期 1996.07.09
申请号 US19940364277 申请日期 1994.12.27
申请人 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. 发明人 KIMURA, KOZO;KIYOHARA, TOKUZO
分类号 G06F12/08;(IPC1-7):G06F12/00;G06F12/02;G06F13/00 主分类号 G06F12/08
代理机构 代理人
主权项
地址