| 摘要 |
<p>The invention relates to methods and equipments for the automatic testing of integrated circuits, providing for the testing of a plurality of such circuits in parallel. The invention is characterized in that the test equipment comprises a counter (70) which determines the sites to be tested and an enable memory (46) addressed by the counter (70) and which defines for each site whether the matching sequences must be implemented or ignored.</p> |
