发明名称 Threshold voltage extracting method and circuit using the same
摘要 The transistor threshold extraction circuit in accordance with the present invention has an output (OT) and comprises: a) at least two transistors (M1, M2) of the same type having respectively two control terminals (G1, G2) and having essentially the same threshold with each of said two transistors (M1, M2) also having a first (S1, S2) and a second (D1, D2) main conduction terminal, b) a current mirror (MC) having at least two input-output terminals (IM, OM) with said two terminals (IM, OM) coupled respectively to said two transistors (M1, M2) so as to supply to them the bias currents, c) a voltage generator (VG) connected between said two control terminals (G1, G2), and d) a feedback path (FP) between said control terminals (G1, G2) and one (OM) of said input-output terminals. The output (OT) is coupled to one (G2) of said control terminals. <IMAGE>
申请公布号 EP0720079(A1) 申请公布日期 1996.07.03
申请号 EP19940830595 申请日期 1994.12.30
申请人 CO.RI.M.ME. 发明人 BRUNO, DARIO;GIACALONE, BIAGIO;MANARESI, NICOLO;GNUDI, ANTONIO
分类号 G05F3/24;G05F3/26 主分类号 G05F3/24
代理机构 代理人
主权项
地址