发明名称 SWITCHING SYSTEM WITH TIME-STAMPED PACKET DISTRIBUTION INPUT STAGE AND PACKET SEQUENCING OUTPUT STAGE
摘要 In a fast packet switching system, packet distributers are associated respectively with input ports for receiving successive packets therefrom and attaching a timeslot number to each of the received packets, and uniformly distributing the packets to output terminals of each distributer. Packet switches are provided corresponding in number to the output terminals of each packet distributer. Each packet switch has input terminals corresponding in number to the packet distributers and output terminals corresponding in number to the output ports. The input terminals of each packet switch are coupled to respective output terminals of the distributers for switching a packet from one of its input terminals to one of its output terminals in accordance with a destination address contained in the packet. Packet sequencers are associated respectively with the output ports. Each packet sequencer has input terminals coupled to respective output terminals of the packet switches for examining the timeslot numbers attached to packets from its input terminals and delivering the packets to the associated output port in accordance with the examined timeslot numbers.
申请公布号 CA2059027(C) 申请公布日期 1996.07.02
申请号 CA19922059027 申请日期 1992.01.08
申请人 NEC CORPORATION 发明人 ARAMAKI, TOSHIYA
分类号 H04L12/56;(IPC1-7):H04Q3/44 主分类号 H04L12/56
代理机构 代理人
主权项
地址