摘要 |
In a digital radio receiver, an amplitude limiter circuit (20, 21) is included for producing a constant-amplitude IF signal from a received digitally modulated IF signal. An orthogonal detector (22) orthogonally mixes the constant-amplitude signal with a reference carrier and produces a in-phase baseband signal and a quadrature-phase baseband signal. The baseband signals are converted to first and second digital signals (24, 25) and supplied to multipliers (26, 27), respectively. A logarithmic. detector circuit (30) is coupled to the amplitude limiter (20) for generating a signal representative of the amplitude of the received IF signal. The logarithmic scale of the amplitude signal is converted to linear scale by a logarithmic-to-linear converter circuit (32, 33) and supplied to the multipliers (26,27) in which it is multiplied with the digital baseband signals. The outputs of the multipliers are coupled to an equalizer (28) for eliminating bit errors. The outputs of the equalizer (28) are then directed to the demodulator (29) for recovering the modulating signal.
|