发明名称 Circuit for providing a compensated bias voltage
摘要 <p>A bias circuit for generating a bias voltage over variations in the power supply voltage and over process parameters is disclosed. The bias circuit utilizes a voltage divider to generate a divided voltage based on the power supply value. The divided voltage is applied to the gate of a modulating transistor (biased in saturation) in a current mirror, which controls a current applied to a linear load device biased in the linear region. The voltage across the load device determines the bias voltage. Variations in the power supply voltage are thus reflected in the bias voltage, such that the gate-to-source voltage of the series transistor is constant over variations in power supply voltage. Variations in process parameters that produce different transistor current drive characteristics are reflected in a variations of the bias voltage produced by the linear load device. The bias circuit may control the slew rate of an output driver, may control the propagation delay through a delay element, and be used to control the duration of a pulse produced by a pulse generating circuit. &lt;IMAGE&gt;</p>
申请公布号 EP0717334(A2) 申请公布日期 1996.06.19
申请号 EP19950308348 申请日期 1995.11.21
申请人 STMICROELECTRONICS, INC. 发明人 MCCLURE, DAVID C.;TEEL, THOMAS A.
分类号 H03K17/14;G05F3/20;H03F1/30;H03F3/16;H03F3/45;H03K17/687;H03K19/00;H03K19/0175;(IPC1-7):G05F3/20 主分类号 H03K17/14
代理机构 代理人
主权项
地址