摘要 |
A programmable drive strength buffer includes a control signal used to enable/disable an output drive transistor slew rate control circuit, and a current drive strength control bits which are used to select weak, medium or strong current drive capability over an ISA bus with loads varying from 60 pF to 240 pF for a supply voltage of 5.0 or 3.3 volts. <IMAGE> |