发明名称 Delayed acknowledgement in an asymmetric timer based LAN communications protocol
摘要 A computer communications system has a controller for controlling a master with a circuit timer, the circuit timer is capable of aggregating data produced during a circuit timer interval into a single master message, and the data is produced by a plurality of users, where each user is capable of establishing a plurality of sessions. There is a communication pathway, responsive to expiration of the circuit timer interval, for sending the aggregated data to a slave. Also there is a acknowledgement circuit for the slave to send an acknowledge message to the master upon expiration of a delay ACK time interval, the delay ACK time interval is greater than the circuit timer interval, and the circuit timer is capable of initiating sending of a plurality of master messages during one delay ACK time interval. Further, there is a delay acknowledgement circuit, responsive to receipt of the plurality of master messages, for the slave to acknowledge the plurality of master messages in one acknowledge message, and each user and each session being acknowledged by the one acknowledge message.
申请公布号 US5528605(A) 申请公布日期 1996.06.18
申请号 US19940328946 申请日期 1994.10.25
申请人 DIGITAL EQUIPMENT CORPORATION 发明人 YWOSKUS, JOHN A.;MANN, BRUCE E.;IZBICKI, KENNETH J.;LEVESQUE, ROGER H.
分类号 H04L1/16;H04L1/18;H04L29/06;H04L29/08;(IPC1-7):H04J3/06 主分类号 H04L1/16
代理机构 代理人
主权项
地址