发明名称 Method and apparatus for performing cache snoop testing using DMA cycles in a computer system
摘要 A method and apparatus for performing cache snoop testing on personal computers using software to initiate DMA cycles. The computer system includes an extended capabilities parallel port (ECP), which includes a 16 bit first-in first-out buffer (FIFO) that can be accessed in a test mode where software can manually write and read the FIFO. This FIFO in the ECP parallel port is used according to the present invention to implement cache snoop testing diagnostics on personal computers. In the preferred embodiment, various hardware subsystems such as system memory, the ECP port, and the DMA controller are tested first to ensure that, if a failure occurs during cache testing, the system can differentiate between cache snoop failures and other subsystem failures. Cache snoop testing according to the present invention uses the capability provided by the ECP parallel port to generate DMA cycles which transfer data from the ECP FIFO buffer into the system memory via software. Various algorithms can be used to perform cache snoop testing depending upon the cache architecture, i.e., write-through versus write-back and whether the cache system includes only first or both first and second level cache systems. Therefore, cache snoop testing can be performed reliably in software without the need for expensive custom test hardware.
申请公布号 US5524208(A) 申请公布日期 1996.06.04
申请号 US19940257404 申请日期 1994.06.09
申请人 DELL USA, L.P. 发明人 FINCH, RICK;SAVAGE, JEFF
分类号 G06F12/08;G11C29/08;(IPC1-7):G06F11/00;G06F11/30 主分类号 G06F12/08
代理机构 代理人
主权项
地址