发明名称 RADIX 2 ARCHITECTURE AND CALIBRATION TECHNIQUE FOR PIPELINED ANALOG TO DIGITAL CONVERTERS
摘要 <p>In a pipelined radix 2 analog to digital converter, a method of analog residue formation uses an overflow reduction stage which takes an analog input and outputs a digital value of +2, 0, or -2 and an analog residue which is twice the analog input minus the digital output value times a reference voltage. A calibration technique allows a pipelined analog to digital converter using the overflow reduction stages to produce a corrected output requiring one addition per pipeline stage. The residue portion of the overflow reduction stage can be constructed using an operational amplifier, two capacitors, one of which has twice the capacitance of the other, and three on-off type switches. A radix 2 pipelined converter is constructed using a combination of standard 1-bit stages and overflow reduction stages. The analog residue is passed from stage to stage as an amplifier remainder as the digital codes are extracted in a pipelined analog to digital converter. The overflow reduction stage reduces out-of-range residues back to in-range residues. Using three digital output values where the difference between any two is greater than one raw output code prevents the possibility of multiple representations of the same code and thus allows for the prevention of non-monotonic input-output transfer functions. The self-calibration and raw output code correction schemes prevent non-monotonicities and missing codes in the input-output transfer functions.</p>
申请公布号 WO1996015593(A1) 申请公布日期 1996.05.23
申请号 US1995015475 申请日期 1995.11.13
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址