发明名称 M & a for exchanging data, status, and commands over a hierarchical serial bus assembly using communication packets
摘要 Circuitry and complementary logic are provided to a bus controller, a number of 1:n bus signal distributors, and a number of bus interfaces of an hierarchical bus assembly for conducting data communication transactions between bus agents interconnected to the hierarchical bus assembly. The hierarchical serial bus assembly is used to serially interface a number of isochronous and asynchronous peripherals to the system unit of a computer system. These circuitry and complementary logic of the serial bus elements implement a number of elemental packets and a number of transaction protocols, employing a master/slave model of transaction flow control. Data communication transactions are conducted using the elemental packets and in accordance to the transaction protocols. In some embodiments, these circuitry and complementary logic of the serial bus elements are also used to conduct connection management transactions between the serial bus elements. The connection management transactions are conducted in like manner as the data communication transactions.
申请公布号 AU3973095(A) 申请公布日期 1996.05.23
申请号 AU19950039730 申请日期 1995.10.31
申请人 INTEL CORPORATION 发明人 JEFF CHARLES MORRISS;SHAUN KNOLL;PUTHIYA KOTTAL NIZAR;RICHARD M HASLAM;AJAY V BHATT;SUDARSHAN BALA CADAMBI
分类号 G06F13/36;G06F13/00;G06F13/38;G06F13/42;H04L12/40;H04L12/64 主分类号 G06F13/36
代理机构 代理人
主权项
地址