摘要 |
An address transition detector stores a first output signal on an output terminal for a first predetermined period of time in response to an initial edge of an internal address signal pulse. The address transition detector stores a second output signal on the output terminal for a second predetermined period of time in response to the trailing edge of the internal address signal pulse. When the trailing edge of the internal address signal pulse is delayed from the leading edge of the internal address signal pulse by an amount greater than the first predetermined period, then output signal consists of two pulses. When the trailing edge of the internal address signal pulse is delayed from the leading edge by a time less than the first predetermined period, then the signal on the output terminal is a single expanded signal. Typically, the first and second predetermined periods are equal.
|