发明名称 |
Method and circuit for timing the loading of nonvolatile-memory output data |
摘要 |
A load timing circuit including an output simulation circuit similar to the output circuits of the memory, so as to present the same propagation delay; a simulating signal source for generating a data simulating signal; a synchronizing network for detecting a predetermined switching edge of the data simulating signal and enabling supply of the signal to the output simulation circuit and data supply to the output circuits of the memory; a combinatorial network for detecting propagation of the data simulating signal to the output of the output simulation circuit and disabling the data simulating signal; and a reset element for resetting the timing circuit.
|
申请公布号 |
US5515332(A) |
申请公布日期 |
1996.05.07 |
申请号 |
US19950391160 |
申请日期 |
1995.02.21 |
申请人 |
SGS-THOMSON MICROELECTRONICS, S.R.L. |
发明人 |
PASCUCCI, LUIGI;MACCARRONE, MARCO;OLIVO, MARCO |
分类号 |
G11C17/00;G11C7/00;G11C7/10;G11C7/22;G11C16/06;G11C16/32;(IPC1-7):G11C7/02 |
主分类号 |
G11C17/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|