发明名称 |
Bus locking mechanism in a computer system |
摘要 |
<p>A bus locking mechanism is provided in a computer system having a central processing unit connected to a memory controller, a memory connected to the memory controller via a memory bus and a peripheral interface connected to the memory controller via an input-output bus. The locking mechanism preferably uses the processor's N_RSRV output signal to detect the state of the central processor's internal reservation coherency bit. When this bit is set, the memory controller locks the memory and input-output busses for the exclusive use of the central processor. This bus locking prevents a bus mastering peripheral device from interrupting the processor while the processor is performing a Read/Modify/Write instruction. <IMAGE></p> |
申请公布号 |
EP0709784(A2) |
申请公布日期 |
1996.05.01 |
申请号 |
EP19950306633 |
申请日期 |
1995.09.20 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
AMINI, ISMAEL;HOANG, DANNY QUOC;KOHLI, ASHU;LE, PHAT TUAN;STELZER, KEVIN CARYLE;YEE, EDWARD |
分类号 |
G06F13/36;(IPC1-7):G06F13/36 |
主分类号 |
G06F13/36 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|