发明名称 |
Apparatus to execute instruction programs |
摘要 |
<p>The equipment has a number of memories (Mi) are connected to operate in parallel and their output is fed through a multiplexer (MUX1) to a processing unit (UT). The system is managed by an instruction decoder (DI) and a management unit (AC). The instructions in a program of instructions (1C) are divided sequentially among the memories and conditional jump instructions are accommodated by the management unit (AC). The memories operate at a frequency inversely proportional to their number but the multiplexer (MUX1) enables instructions to be supplied to the processor (UT) at normal frequency.</p> |
申请公布号 |
EP0709768(A2) |
申请公布日期 |
1996.05.01 |
申请号 |
EP19950402357 |
申请日期 |
1995.10.23 |
申请人 |
C.S.E.M. CENTRE SUISSE D'ELECTRONIQUE ET DE MICROTECHNIQUE SA |
发明人 |
PIGUET, CHRISTIAN;PEROTTO, JEAN-FELIX;MARCHAL, PIERRE |
分类号 |
G06F9/38;(IPC1-7):G06F9/32 |
主分类号 |
G06F9/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|