发明名称 Single port register
摘要 A novel mad/write control register uses the same bus port for reading and writing, while requiting only one unique control line. The technique may be implemented as a "D" type level sense latch. The write operation is similar to standard latch operation: the transmission gate on the D input is turned on while the feedback transmission gate is off. However, for read operation, both transmission gates are enabled, thereby allowing the register output value to drive the bus. A preset or clear capability may optionally be provided. This approach reduces the size of the register as compared to standard read/write registers, and requires only one unique control line versus two, thus reducing decoding logic and routing. Since only one port to the bus is required, the bus load gate capacitance is typically one-half that of the standard approach.
申请公布号 US5513141(A) 申请公布日期 1996.04.30
申请号 US19950383161 申请日期 1995.02.03
申请人 AT&T CORP. 发明人 OFFORD, GLEN E.
分类号 G11C19/28;H03K3/037;H03K3/356;(IPC1-7):G11C7/00 主分类号 G11C19/28
代理机构 代理人
主权项
地址