发明名称 Method of manufacturing a vertical field effect transistor
摘要 A vertical type field effect transistor includes N-type base regions formed on the surface of a P-type semiconductor substrate, a P-type source region formed in each of the N-type base regions, a gate insulating film formed between the P-type source regions, and a gate electrode formed of polysilicon on the gate insulating film. The transistor has the P-type source regions, the N-type base regions and a lower portion of the P-type semiconductor substrate as three terminals. A method for manufacturing the transistor comprises the steps of: forming the gate insulating film; growing a polysilicon layer; performing ion injection of an N-type impurity for the grown polysilicon layer; and performing heat treatment after the ion injection.
申请公布号 US5508217(A) 申请公布日期 1996.04.16
申请号 US19940252426 申请日期 1994.06.01
申请人 NEC CORPORATION 发明人 SAWADA, MASAMI
分类号 H01L29/78;H01L21/336;(IPC1-7):H01L21/266 主分类号 H01L29/78
代理机构 代理人
主权项
地址