首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
摘要
申请公布号
ITTE960001(D0)
申请公布日期
1996.04.15
申请号
IT1996TE00001
申请日期
1996.04.15
申请人
发明人
分类号
主分类号
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Semiconductor device and driving method thereof
Dual isolation on SSOI wafer
Composite substrate
3DIC system with a two stable state memory and back-bias region
Circuit and system of a high density anti-fuse
Tunable scaling of current gain in bipolar junction transistors
Integrated circuit packaging for implantable medical devices
Logic die and other components embedded in build-up layers
Integration of backside heat spreader for thermal management
Method of manufacturing semiconductor devices
Integrated bit-line airgap formation and gate stack post clean
Etching processing method
Method for forming through-base wafer vias
Method of fabricating a charge-trapping gate stack using a CMOS process flow
Dummy gate placement methodology to enhance integrated circuit performance
Group IV nanoparticle fluid
Liquid chemical for forming protecting film
Method for manufacturing a circular wafer by polishing the periphery, including a notch or orientation flat, of a wafer comprising crystal material, by use of polishing tape
受激发射损耗显微镜装置
线圈模块