发明名称 |
Dynamic type memory having shared sense amplifiers |
摘要 |
<p>A DRAM includes memory blocks (10) in a form of division of shared sense amplifier configuration in which sub arrays (11) and sense amplifiers (12) serving as cache memories are alternately arranged in the X direction of a memory chip. The memory blocks are arranged in the Y direction. Data lines are formed in parallel with the Y direction for the corresponding sub arrays, for transferring data held in the sense amplifiers corresponding to the sub arrays. I/O pads (16) are arranged in parallel with the X direction, for inputting/outputting data to/from the corresponding sub arrays via the data lines. When the shared sense amplifier configuration and sense amplifier cache system are achieved in a small area of the DRAM, the hit rate of the cache memories is increased, and data can be transferred at high speed by shortening data paths formed in the memory chip. <IMAGE></p> |
申请公布号 |
EP0704847(A1) |
申请公布日期 |
1996.04.03 |
申请号 |
EP19950114797 |
申请日期 |
1995.09.20 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
TAKASE, SATORU;SAKURAI, KIYOFUMI;OGIHARA, MASAKI |
分类号 |
G11C11/401;G06F12/08;G11C11/409;G11C11/4091;G11C11/4096;H01L21/8242;H01L27/108;(IPC1-7):G11C7/00;G06F12/02 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|