A queue management unit contains e.g. a comparator for comparing the respective addresses of a write pointer and of a read pointer. If the addresses are identical, a signal is passed to a further signalling unit in the queue management unit. The queue management unit is integrated into one component. A flag is set if a queue is empty. The circuit consists of a control logic stage, a write pointer, a read pointer, an empty memory indicator and a comparator.
