发明名称 |
Zero phase start optimization using mean squared error in a PRML recording channel |
摘要 |
<p>A "zero phase start" optimization circuit (500) for a Partial Response, Maximum Likelihood ("PRML") data channel determines a more optimal starting phase for the timing recovery process in a synchronous communication or storage system. The disclosed circuit includes a quantizer (501), a summing junction (502), means (504) for obtaining either an absolute value or squaring function, and an integrator (508). A firmware based optimization routine causes a timing control loop to go through a series of timing acquisition modes, each time starting a clocking oscillator at different phase. The optimization circuit calculates the mean squared error between actual and expected sample values from a known frequency preamble pattern for each timing acquisition. The minimum MSE value corresponds to a more optimal starting phase for the timing control loop oscillator.</p> |
申请公布号 |
EP0701255(A2) |
申请公布日期 |
1996.03.13 |
申请号 |
EP19950305127 |
申请日期 |
1995.07.21 |
申请人 |
QUANTUM CORPORATION |
发明人 |
ZIPEROVICH, PABLO A.;CHIAO, JAMES |
分类号 |
G11B20/10;G11B20/12;G11B20/14;H04L7/033;H04L7/04;H04L7/10;(IPC1-7):G11B20/10;H04L25/497 |
主分类号 |
G11B20/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|